Abstract-This article presents a neural recording amplifier suitable for large-scale integration with multi-electrode arrays (MEAs) in very low-power microelectronic cortical implants. The proposed amplifier is the most energy-efficient structure reported to date, which achieves an effective noise efficiency factor (NEF) smaller than the theoretical limit that was claimed in literature for any existing amplifier (NEF=2.02). The proposed technique, which is referred to as partially OTA sharing technique, achieves a significant reduction of power dissipation as well as silicon area, in addition to the very low NEF. The effect of systematic mismatch on crosstalk between adjacent channels and the trade-off between noise and crosstalk are theoretically analyzed. For an array of four neural amplifiers, simulation results show a midband gain of 39.2 dB and a -3 dB bandwidth from 10 Hz to 10.6 kHz. The input referred noise is simulated to be 2.21 μV rms and the power consumption is 7.92 μW from 1.8 V supply, which refers to NEF=1.8. The worst-case crosstalk within the desired bandwidth is -46.1 dB.
INTRODUCTION
Minimally invasive monitoring of the electrical activity of specific brain areas using implantable microsystems offers the promise for diagnosing brain diseases, as well as detecting and identifying neural patterns which are specific to a behavioral phenomenon. Neural pattern classification and recognition require simultaneous recording from large number of neurons [1] . However, massive recording in-vivo requires complying with severe safety requirements. For example, the maximum temperature elevation in brain tissue due to the operation of the implant should be kept at less than 1°C [2] . This requirement constrains the maximum allowable power dissipation in the implant, which reaches at most 4 to 5mA drawn from a 1.8 V supply [3] . The limited total power budget impose severe limitations to circuit design, especially when the number of recording sites increases to a range of one to several hundred for typical MEAs.
Front-end neural amplifiers are the most important building blocks in developing implantable cortical microsystems. Low-power and low-noise operation, stable DC interface with the sensors (microprobes), and small silicon area are the main design specifications of these amplifiers. The power dissipation is dictated by the input referred thermal noise of the amplifier, where the trade-off is expressed in terms of NEF [4] . The contribution of flicker noise to the input referred noise of the amplifier can be reduced to a negligible level either by proper sizing of the input devices or by using circuit techniques such as chopper stabilization [5] . In practice, the total input referred noise of the amplifier should be kept smaller than the background noise of the electrode (~ 5μV rms ). Neural amplifiers should pass the action potential signal spanning over the frequency range of 100 Hz-10 kHz, while rejecting the large DC offset (up to several hundred of millivolts) generated at the electrode-tissue interface. Loading the recording site with a large value resistor [6] , active lowfrequency suppression [7] , and capacitive feedback network [8] , [9] are three main techniques applied to reject lowfrequency components. The last scheme provides a robust suppression without using additional biasing circuitry [6] or any active circuitry [7] at the cost of increased silicon area, due to bulky on-chip capacitors. Only few amplifiers reported in recent literatures fulfill the noise, power, and area requirements explained above [8] , [9] . Useful design techniques introduced in [8] results in a NEF=4, which is close to the theoretical limit (NEF=2.9) for that particular OTA structure. The authors in [9] show that the minimum NEF for any existing amplifier using a differential pair as input stage is equal to 2.02. Moreover, they measure a NEF=2.67 using the folded-cascode OTA structure, which is in very close agreement with theory.
In this paper, we demonstrate that NEF can be reduced below the theoretical limit stated in [9] by proposing the partially OTA sharing technique. The proposed technique not only improves the NEF figure of merit, but also reduces the silicon area, mostly dominated by on-chip feedback capacitors. This paper is organized as follows. Section II describes the proposed technique and side effects. Section III presents simulation results of the amplifier configured for action potential recording. Finally, IV concludes the paper. Fig. 1(a) shows the conventional structure for an array of n neural amplifiers, which is adopted from [8] with slight modifications. Diode connected transistors M 3-8 act as a high value resistor and adjust the high-pass cut-off frequency of the amplifier. The midband gain A d is set by C 1 /C 2 and the lowpass cut-off frequency is approximately placed at g m /(A d C L ), where g m is the transconductance of the input differential pair and C L is the effective load capacitance of the amplifier. The OTA benefits from the telescopic-cascode structure, which offers the best noise-power trade-off. However, it requires different input and output common-mode voltages to be properly biased. M 1-2 in series with M 3-8 acts as voltage divider and sets the input common-mode voltage. The contribution of M 1-2 to the input referred noise of the amplifier can be made negligible by proper sizing of these devices. Since a large numbers of amplifiers share the same V cmi , overheads in area, power, etc, related to the generation of this voltage are considered to be negligible. In a conventional structure, the power consumption of the array linearly increases with the number of amplifiers. The effective power consumption of each amplifier in the array is equal to that of any individual amplifier. Therefore, NEF is limited by the amplifier topology, which has been proven to be higher than 2.02 [9] .
II. MICROPOWER NEURAL AMPLIFIER
The total power consumption of the amplifier array can be reduced by applying the partially OTA sharing technique. Fig.  1(b) shows the proposed structure. Each n amplifier in the array shares the passive part corresponding to the reference electrode (V ref ), which is shown in shaded box. This helps reducing the silicon area, thanks to sharing the bulky capacitor C 1 . The improvement factor depends on the number of shared amplifiers. Fig. 2 shows the circuit schematic of the amplifiers in the proposed technique. The non-inverting input of the amplifiers is shared, which is referred to as partially OTA sharing technique. The total current drawn from supply, excluding the bias circuitry, is calculated to be (n+1)I and 2nI for the proposed and conventional architectures respectively, where I refers to the bias current of each inverting input. For example, the total power consumption and area occupied by feedback capacitors are reduced by 37.5% for n=4. The diode connected transistor M 3a mitigates the need for dedicated bias circuitry to generate V b1 . In order to approach the minimum limit of NEF, NMOS load devices M 4a,b,… are biased in strong inversion, while all other devices are biased in weak inversion regime of operation. Fig. 3 shows the small-signal model of the partially OTA sharing structure for a single channel, when all other channels are connected to ground. g m1 is the transconductance of the input devices, r 1 and r 2 are the equivalent output resistance of the PMOS cascode devices (M 1a …-M 2a …) and NMOS cascode devices (M 3a… -M 4a… ), C p refers to the parasitic gate capacitance of each device M 4a… , g m4 is the transconductance of the tail devices M 4a… , and finally C L is the effective load capacitance.
A. Frequency Response
In contrary to the conventional structure, the source terminal of the input devices is not a virtual signal ground as shown in Fig. 3(a) . In practice this node includes the superposition of attenuated input signals of all channels, ȈV i /(n+1). The signal transfer function from each input to the corresponding output is as follows:
Where ( )
The dominant pole occurs at the output as expected, and there is a pole-zero doublet effect due to parasitic pole Ĳ 2 and zero Ĳ z . If the amplifier phase margin is designed to be large enough which guarantees stability for n=1, then the amplifier will be stable for larger values of n, since, Ĳ z /Ĳ p approaches unity with increasing n.
B. Channel Crosstalk
As mentioned before, the common source terminal of the input transistor gathers the superposition of attenuated input signals from all channels. Since there is systematic mismatch due to the presence of NMOS current mirror, a small fraction of each input signal leaks to the non-corresponding output, which is referred to as crosstalk between channels. Fig. 3(b) shows the small-signal model for crosstalk analysis, where the desired input/output is the first channel, the non-corresponding output is the second channel, and total number of shared amplifiers is n. The transfer function from the input of the first channel to the output of the second channel is as follow:
Where Ĳ zc =(n+1)C p (r 1 ||r 2 ) and Ĳ 1 and Ĳ 2 are as same as (2) . Thus, crosstalk between these two channels can be characterized as: 
The statement of (4) demonstrates the trade-off between noise and crosstalk; low input referred noise necessitates a small value of g m4 , which can be realized by operating of M 4a,b,… in strong inversion regime. However, crosstalk between two channels increases by decreasing g m4 .
C. Noise Efficiency factor
The input referred noise of the amplifier is composed of flicker and thermal noise. The flicker noise contribution can be made negligible by proper sizing of the M 1a,b,… and M 4a,b,… , while thermal noise is usually limited by limiting power consumption. The theoretical circuit analysis reveals that the input referred noise power spectral density (excluding the contributions of the flicker noise and noise of the bias circuit) is as follows: 
Where k is Boltzmann's constant and ț is the gate coupling factor, which is the reciprocal of the subthreshold slope factor n. The noise-power trade-off is characterized by the NEF [4] :
Where v ni,rms is the total input referred noise, BW is the bandwidth of the amplifier, U T refers to the thermal voltage, and I tot =(n+1)I/n is the average current consumption for each amplifier in the proposed architecture, where I is the bias current of each input devices M 1a,b,… . Thus, the theoretical limit of the NEF of the proposed architecture, g m4 <<g m1 , is:
Where 2 κ is the theoretical limit of the NEF for any existing amplifier [9] . The impressive result in (7) shows that for n2, the NEF reduces below the theoretical limit stated in [9] . This statement will also be verified by circuit simulation.
III. SIMULATION RESULTS
In order to validate the theoretical achievement mentioned in the previous section, an array of neural amplifiers for different values of n is designed in a 0.18 μm CMOS technology. Fig. 4 shows the simulated frequency response of the amplifier for n=8, and considering different corner cases of the process at body temperature. The midband gain is 39.2 dB with the -3dB frequency bandwidth of 10Hz<BW<10.6 kHz for typical conditions. Fig. 5 depicts the input referred noise of the amplifier with two different setups; the solid line shows the output noise divided by H d (s) and the dotted line shows the output noise divided by midband gain which is usually used to calculate the input referred noise. For our design the total input referred noise integrated from 100Hz to 100 kHz is 2.21 μV rms . The input referred noise is same for any arbitrary value of n. However, the effective power of each amplifier is scaled down by increasing n. The resulting NEF is plotted in Fig. 6 . For a single amplifier, the expected NEF is equal to 2.33 and decreases to 1.71 for n=8. Fig. 7 shows the crosstalk between two channels, which is simulated from the desired input electrode In 1 to the non-corresponding output, V out2 . The worstcase crosstalk in pre-layout simulations is equal to -46.1 dB, which is negligible considering the intrinsic spatial and temporal correlations between the channels. The crosstalk decreases to -44 dB in post-layout simulations, which indicates that systematic mismatch in (4) is more pronounced than layout induced mismatch.
A test prototype has been fabricated considering n=4, but measurement results are not yet available at the moment of publishing. Noise efficiency factor (NEF)
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IV. CONCLUSION
A micropower neural recording amplifier is presented. It outperforms any existing amplifiers in terms NEF by implementing a novel technique called partially OTA sharing. A noise efficiency factor of 1.8 is achieved for an array of four amplifiers, n=4. Moreover, a 37.5% improvement of power consumption, and reduction of the occupied silicon area (feedback capacitors) are other advantages of the proposed technique. A trade-off between NEF and crosstalk has to be considered for target specifications, and full theoretical developments are provided.
